A high-HfO 2 /HfAlO/HfO 2 nanolaminate charge trapping layer in a p-Si/SiO 2 /[HfO 2 /HfAlO/HfO 2 nanolaminate]/Al 2 O 3 / platinum memory capacitor has been investigated. High-HfO 2 , Al 2 O 3 , and HfO 2 /HfAlO/HfO 2 nanolaminate charge trapping layers are deposited by atomic layer deposition. Well-behaved counter clockwise capacitance-voltage hysteresis characteristics are observed for all memory capacitors. A large memory window of $10 V, a very low leakage current density of $5 Â 10 À9 A/cm 2 at a gate voltage of À5 V, a high charge trapping density of $1:6 Â 10 13 /cm 2 , and a low charge loss of $20% after 10 years of retention for the HfO 2 /HfAlO/HfO 2 nanolaminate charge trapping layer are observed as compared with those of pure HfO 2 and pure Al 2 O 3 charge trapping layers. Excellent memory characteristics of HfO 2 /HfAlO/HfO 2 nanolaminate layers are obtained owing to the layer-by-layer charge storage. High-HfO 2 /HfAlO/HfO 2 nanolaminate charge trapping layers can be used in future nanoscaled high-performance nonvolatile memory device applications.
Introduction
High-dielectrics such as Al 2 O 3 , La 2 O 3 , ZrO 2 , and HfO 2 are increasing interest for charge trapping nonvolatile memory (NVM) device applications. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] Due to poor retention and scaling issues in polycrystalline siliconoxide-silicon-nitride-oxide-silicon (SONOS) nonvolatile memory devices, 14) the high-charge trapping layer, such as HfO 2 6,7) films in a metal-oxide-high--oxide-silicon structure, is in high demand for future nanoscaled NVM device applications. To further improve the scaling and to increase the program/erase speed, the high-dielectric with a large barrier height, such as Al 2 O 3 12,13) can also act alternatively as a blocking oxide for high-speed flash memory applications. To obtain high-performance nonvolatile memory devices, HfO 2 /HfAlO/HfO 2 nanolaminate charge trapping layers with Al 2 O 3 as a blocking oxide in a metal-Al 2 O 3 -high--SiO 2 -Si structure formed by atomic layer deposition (ALD) are investigated for the first time. In this study, good electrical characteristics such as a large memory window, low leakage current, high charge trapping density, and good retention (charge loss < 20% after 10 years of retention) of the HfO 2 /HfAlO/HfO 2 nanolaminate charge trapping layer have been observed. Memory characteristics of pure Al 2 O 3 and pure HfO 2 in a platinum/high-/ SiO 2 structure are also investigated for comparison.
Experimental Procedure
A p-type silicon (100) wafer with a resistivity of 15 -25 Ácm was cleaned by dipping in dilute HF for 1 min using the RCA process to remove native oxide from the surface. A high-quality tunneling oxide with a nominal thickness of 3.0 nm was grown using a rapid thermal oxide (RTO) system at a temperature of 1000 C for 20 s. Then, a high-HfO 2 film or HfO 2 (2 nm)/Al 2 O 3 (2 nm) nanolaminate charge trapping layers with three periods of HfO 2 ($2 nm) and two periods of Al 2 O 3 ($2 nm) were deposited on the SiO 2 ($3 nm)/p-Si substrate by ALD. The total thickness of the pure HfO 2 charge trapping layer or the HfO 2 /Al 2 O 3 nanolaminate charge trapping layer was $10 nm. High-HfO 2 and Al 2 O 3 films were deposited by ALD using hafnium tetrachloride (HfCl 4 ) and tri-methylaluminium [Al(CH 3 ) 3 ] precursors at a substrate temperature of 300 C. Then, highAl 2 O 3 as a blocking oxide with a thickness of $10 nm was in situ deposited on HfO 2 and HfO 2 /Al 2 O 3 nanolaminate charge trapping layers. The precursor temperatures were $185 C for HfCl 4 and $23 C for Al(CH 3 ) 3 . A pure Al 2 O 3 film with a thickness of $20 nm was also deposited on the SiO 2 ($3 nm)/p-Si substrate by ALD for comparison. After the deposition of all high-films, the post-deposition annealing (PDA) condition was 900 C for 1 min in N 2 ambient. A platinum (Pt) metal as a gate electrode (area: 1:12 Â 10 À4 cm 2 ) was deposited by sputtering using a shadow mask on a high-/p-Si substrate. The total thickness (tunneling oxide thickness + charge trapping layer thickness + blocking oxide thickness) of the insulator layer was kept the same ($23 nm) for all memory capacitors. After deposition of the Pt gate electrode, post-metal-deposition annealing at a temperature of 400 C for 5 min was performed using N 2 (90%) and H 2 (10%) gases. To probe the thickness of the individual layers after the annealing process, high-resolution transmission electron microscopy (HRTEM) was carried out using a JEM 3000F field emission system at an operating voltage of 300 kV. Microstructural properties of layer-by-layer were characterized by energydispersive x-ray spectroscopy (EDS) using a high-angle annular dark-field (HAADF) detector. Electrical properties such as capacitance-voltage (C-V), current density-voltage (J-V), and retention for all memory capacitors were determined using HP 4284A LCR meter and HP4156B semiconductor analyzer systems. Figure 2 shows a well behaved counter-clockwise C-V (1 MHz) hysteresis under a gate voltage sweep. A large memory window of $10 V at V g ¼ AE15 V is observed for nanolaminate (HfO 2 /HfAlO/HfO 2 ) memory capacitors due to the layer-by-layer charge storage. After PDA treatment at 900 C for 1 min in N 2 ambient, the double layers of HfO 2 film have a polycrystalline grain and more charges can be stored on the grain boundary sites. Note that a small memory window of $3:5 V at V g ¼ AE15 V is observed for asdeposited pure HfO 2 films due to the almost amorphous state of HfO 2 films (not shown here). To improve the memory window as well as retention characteristics, the double HfO 2 layers with HfAlO as a barrier layer have been used in this study. The quasi-neutral C-V curve (i.e., no charging up or discharging of the memory capacitors) is obtained with a small sweeping gate voltage application of V g < AE2 V. The sweep gate voltage step and initial hold time were 0.1 V/s and 3 s, respectively, during the C-V measurement for all memory capacitors. A quasi-neutral flat-band voltage (V FBN ) is the flat-band voltage from the quasi-neutral C-V curve. The V FBN values for Al 2 O 3 film, HfO 2 film, and HfO 2 / HfAlO/HfO 2 nanolaminate layers are found to be $0:5, $0:5, and $0:8 V, respectively. The capacitance density of the nanolaminate charge trapping layer is very high (>5 fF/ mm 2 ) due to high-HfO 2 ( HFO 2 $ 18) charge trapping layer and high-Al 2 O 3 ( Al 2 O 3 $ 9) blocking oxide. The capacitance equivalent thicknesses (CET) of the Al 2 O 3 , HfO 2 , and HfO 2 /HfAlO/HfO 2 nanolaminate charge trapping layers are found to be $11, $8, and $8 nm, respectively. According to the ITRS roadmap, a thin CET of $10 nm is needed in future nanoscaled SONOS nonvolatile memory device applications. It is indicated that our HfO 2 /HfAlO/HfO 2 nanolaminate charge trapping layer can be useful in future nanoscaled high-performance NVM device applications. reported that ZrO 2 /Al 2 O 3 nanolaminate layers have a lower leakage current than pure ZrO 2 films after the subsequent thermal process. The leakage current and breakdown voltage (<À20 V) of HfO 2 /HfAlO/HfO 2 nanolaminate layers are similar to those of the Al 2 O 3 memory capacitors, due to the HfAlO barrier layer design. Therefore, the HfO 2 /HfAlO/ HfO 2 nanolaminate charge storage capacitor can be operated at a large gate voltage of up to 20 V. A schematic band diagram of double HfO 2 charge storage layers under program/erase mode is shown in Fig. 6 . Note that the difference of the injection current densities (J electron À J hole ) must be higher to program/erase more easily. J hole should be zero during program mode and J electron should be zero during erase mode. To reduce the leakage current and to improve the charge retention, the HfAlO barrier layer between the double HfO 2 charge trapping layers is designed. To investigate the charge loss characteristics, all memory capacitors are charged using V FB À V FBN ¼ þ6 V for 60 s. Then, the capacitance is measured under a gate voltage of V FB À V FBN ¼ À1:5 V. A normalized capacitance versus time is shown in Fig. 7(a) . The HfO 2 / HfAlO/HfO 2 nanolaminate charge storage layer has similar charge loss compared with the Al 2 O 3 layers. Figure 7(b) shows the retention characteristics for all memory capacitors. At first, all memory capacitors are programmed under a gate voltage of þ15 V for 10 s. Then, the capacitance is measured with the sweeping voltage of þ5:5 to þ3 V for certain time intervals. The V FB values are calculated from the C-V characteristics. Then, the V FB values are plotted against time. Similarly, the capacitance is measured with the sweeping voltage of þ1 to À1 V for certain time intervals after erasing the memory capacitors. The memory capacitor was grounded during the V FB measurement. An excellent retention is observed for a 10 year projection of the HfO 2 / HfAlO/HfO 2 nanolaminate memory capacitors. A large memory window is found to be $3:2 V after 10 years of retention (inset of Fig. 7) . Due to the large memory window of the HfO 2 /HfAlO/HfO 2 nanolaminate device, it can be used in multilevel charge (MLC) storage for high-density flash memory applications. The normalized memory window of the HfO 2 charge trapping layer decreases with time as compared with that of the Al 2 O 3 charge trapping layer because the HfO 2 has shallow level traps and the Al 2 O 3 film has deep level traps.
Results and Discussion
6) The HfO 2 /HfAlO/HfO 2 memory devices have a charge loss ($20%) and a normalized memory window similar to those of the pure Al 2 O 3 charge trapping memory devices due to the layer-by-layer charge storage. 
Conclusions

